Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA DDS

Search list

[VHDL-FPGA-Verilog] 基于FPGA的直接数字合成器设计

Description: 1、 利用FLEX10的片内RAM资源，根据DDS原理，设计产生正弦信号的各功能模块和顶层原理图； 2、 利用实验板上的TLC7259转换器，将1中得到的正弦信号，通过D/A转换，通过ME5534滤波后在示波器上观察； 3、 输出波形要求： 在输入时钟频率为16KHz时，输出正弦波分辨率达到1Hz； 在输入时钟频率为4MHz时，输出正弦波分辨率达到256Hz； 4、 通过RS232C通信，实现FPGA和PC机之间串行通信，从而实现用PC机改变频率控制字，实现对输出正弦波频率的控制。-a use FLEX10-chip RAM resources, in accordance with DDS principle, design sinusoidal signal generated by the top-level functional modules and schematics; 2, the experimental board TLC7259 converters, will be a sinusoidal signal, the D/A conversion, after filtering through the ME5534 oscilloscope observation; 3, the output waveform requirements : the input clock frequency of 16KHz, sine wave output resolution of 1Hz; the input clock frequency of 4MHz, the sine wave output resolution of 256Hz; 4, RS232C communications, FPGA and PC serial communications between in order to achieve PC-frequency control characters, the realization of sine wave output frequency control.
Platform: | Size: 21504 | Author: 竺玲玲 | Hits:

[Communication-Mobile] DDS+PLL

Description: 基于FPGA的新的DDS+PLL时钟发生器-FPGA-based new DDS PLL clock generator
Platform: | Size: 145408 | Author: 李敏 | Hits:

[Communication] Project1-DDS

Description: 直接频率和成DDS，可以在Altera的FPGA下载实现-directly into DDS frequency and can be downloaded from Altera FPGA Implementation
Platform: | Size: 8192 | Author: lf | Hits:

[SCM] wave_generator

Description: 51单片机控制FPGA，通过DDS方式合成波形的发生器控制程序-51 MCU control FPGA, DDS waveform synthesis of the generator control procedures
Platform: | Size: 26624 | Author: shiyj | Hits:

[VHDL-FPGA-Verilog] FPGA-CPLD_DesignTool(5-6)

Description: FPGA-CPLD_DesignTool(example5-6),需要的朋友可以下载-FPGA-CPLD_DesignTool (example5-6), a friend in need can be downloaded
Platform: | Size: 377856 | Author: 磊 | Hits:

[Software Engineering] FPGA_DDS

Description: 基于FPGA＋DDS的MSK数字调制源设计 通信中的DDS技术应用-FPGA+ DDS MSK modulation source design communication of DDS technology
Platform: | Size: 115712 | Author: liujl | Hits:

[SCM] DDS+51

Description: 本程序功能: DDS文件夹内的程序，完成直接数字频率合成功能,有正弦,三角,方波三种波形,并能扫频. 可通过键盘操作设置频率参数和选择波形种类和控制运行. 由两部分组成,"C"文件夹内,是用于在 51 单片机上运行的 C语言程序, "Verilog"文件夹内,是用Verilog语言编写的 FPGA 程序.-this program functions : DDS folder procedures, complete direct digital frequency synthesis, sine, triangle, Three square waveform, and can sweep. can be set up through the keyboard operation frequency waveform parameters and the types of choice and control operations. composed of two parts, "C" folder, for the 51 microcontroller running C Programming Language, "Verilog" folder, use the Verilog language FPGA procedures.
Platform: | Size: 1027072 | Author: 吴健 | Hits:

[Books] FPGANew_DDS

Description: 在无线传送领域,基于FPGA 的DDS 实现的几种方式-areas of the wireless carrier, based on FPGA DDS achieved in several ways
Platform: | Size: 82944 | Author: kingpower | Hits:

[VHDL-FPGA-Verilog] dds

Description: 用FPGA实现DDS,可变频,幅值由硬件完成-Using FPGA realize DDS, can be frequency, amplitude from hardware to complete
Platform: | Size: 674816 | Author: liuyu | Hits:

[SCM] FPGA--DDS-PhaseMeasure

Description: Verilog实现的DDS正弦信号发生器和测频测相模块，DDS模块可产生两路频率和相位差均可预置调整的值正弦波，频率范围为20Hz-5MHz，相位范围为0°-359°，测量的数据通过引脚传输给单片机，单片机进行计算和显示。-Verilog realize the DDS sine wave signal generator and frequency measurement module test phase, DDS module can generate both frequency and phase difference can be preset to adjust the value of sine wave, frequency range of 20Hz-5MHz, phase range of 0 °-359 ° , measurement data and transmit them to the single-chip pin, single-chip microcomputer to calculate and display.
Platform: | Size: 1371136 | Author: haoren | Hits:

[VHDL-FPGA-Verilog] DDS-2

Description: 用FPGA实现DDS的原理图，结构清晰，采用总线方式与外部单片机通信-FPGA realization of DDS with the schematic diagram, structural clarity, the use of bus-way communication with the outside Singlechip
Platform: | Size: 13312 | Author: 赵培立 | Hits:

[VHDL-FPGA-Verilog] DDS

Description: 用51和 FPGA实现的 DDS的程序-FPGA with 51 and realize the process of DDS
Platform: | Size: 5120 | Author: 胡玉贵 | Hits:

[SCM] DDs

Description: 此为DDS的单片机程序，已经得以实现，请放心。-This is the single-chip DDS procedures, has been able to realize, please rest assured.
Platform: | Size: 1024 | Author: 李旸 | Hits:

[Other] dds

Description: FPGA实现直接数字信号源.一个相位累加器的设计-FPGA realization of direct digital signal source. A phase accumulator design
Platform: | Size: 5120 | Author: 马彩青 | Hits:

[Program doc] DDS

Description: FPGA中实现基于查找表方式（LUT）的DDS实现，可用在数字下变频和COSTAS锁相环中，Verilog编写，本人已经调通-In FPGA-based lookup table approach (LUT) to achieve the DDS can be used in the digital down-conversion and COSTAS PLL, Verilog prepared, I have transferred Qualcomm
Platform: | Size: 148480 | Author: | Hits:

[VHDL-FPGA-Verilog] dds

Description: 基于飓风1 fpga 和stc单片机的dds信号源 程序是自己些的 能用 最大频率是2M-1 fpga based on the hurricane and STC dds SCM signal source more of their own can use the maximum frequency is 2M
Platform: | Size: 362496 | Author: 阿斯顿 | Hits:

[Program doc] FPGA-DDS-FM

Description: DDS 调频信号发生器框图设计原理，有仿真测试结果-DDS signal generator FM Design Principle diagram
Platform: | Size: 69632 | Author: chenjiwei | Hits:

[VHDL-FPGA-Verilog] FPGA-DDS

Description: 在FPGA内，以查表方式实现频率直接合成器（DDS）功能。verilog源代码-In the FPGA in order to achieve the look-up table means the direct synthesizer frequency (DDS) feature. verilog source code
Platform: | Size: 2048 | Author: niuqs | Hits:

[VHDL-FPGA-Verilog] fpga-dds

Description: 本文介绍了dds的原理以及altera公司的fpga器件FLEX10K系列的主要特点，给出了用EPF10K40实现直接数字频率合成器的工作原理、设计思路、电路结构和仿真结果以及功能改进。-This article describes the principles dds and altera fpga device company FLEX10K series of key features, is given with EPF10K40 the direct digital frequency synthesizer operating principle, design concept, circuit structure and the simulation results and functional improvement.
Platform: | Size: 40960 | Author: 贾南 | Hits:

[VHDL-FPGA-Verilog] FPGA(DDS)

Description: 采用FPGA来实现DDS，发出任意频率的三角波，方波或正弦波-Use FPGA to implement DDS, given any frequency triangle wave, square wave or sine wave
Platform: | Size: 416768 | Author: haha | Hits:
« 12 3 4 5 6 7 8 9 10 ... 27 »

CodeBus www.codebus.net